High density spin-transfer torque MRAM process

ABSTRACT

A STT-MRAM integration scheme is disclosed wherein the connection between a MTJ and CMOS metal is simplified by forming an intermediate via contact (VAC) on a CMOS landing pad, a metal (VAM) pad that contacts and covers the VAC, and a MTJ on the VAM. A dual damascene process is performed to connect BIT line metal to CMOS landing pads through VAC/VAM/MTJ stacks in a device region, and to connect BIT line connection pads to CMOS connection pads through BIT connection vias outside the device region. The VAM pad is a single layer or composite made of Ta, TaN, or other conductors which serves as a diffusion barrier, has a highly smooth surface for MTJ formation, and provides excellent selectivity with refill dielectric materials during a chemical mechanical polish process. Each VAC is from 500 to 3000 Angstroms thick to minimize additional circuit resistance and minimize etch burden.

This is a continuation of U.S. patent application Ser. No. 12/290,495, filed on Oct. 31, 2008, which is herein incorporated by reference in its entirety, and assigned to a common assignee.

RELATED PATENT APPLICATION

This application is related to the following: Docket #HMG07-026, Ser. No. 11/975,045, filing date Oct. 17, 2007; assigned to a common assignee and herein incorporated by reference in its entirety.

FIELD OF THE INVENTION

The invention relates to an integration scheme for a high density spin-transfer torque (STT) MRAM device and a method of forming the same that significantly improves final production yield and simplifies overall integration capability.

BACKGROUND OF THE INVENTION

Magnetoresistive Random Access Memory (MRAM), based on the integration of silicon based Complementary Silicon-Oxide Semiconductor (CMOS) with magnetic tunnel junction (MTJ) technology, is now a proven non-volatile memory technology with many advantages in terms of writing/read speed, power consumption, and lifetime over other commercialized memory types including SRAM, DRAM, Flash, etc. However, conventional MRAM has a fundamental limitation of scalability. STT-MRAM not only possesses the major benefits of conventional MRAM but also has tremendous potential for scalability. Unlike conventional MRAM that requires a separate word line in addition to a BIT line to switch the magnetization direction of a free layer in a MTJ, STT-MRAM relies only on a current passing through the MTJ to rotate the free layer magnetization direction. In order for STT-MRAM to switch a bit, however, the current density passing through the MTJ should be larger than a critical switching current density (Jc). Since current density is inversely proportional to device physical size given a fixed amount of current, the switching efficiency increases as the critical dimension (CD) size of the MTJ decreases. Thus, CD is normally quite small for a STT-MRAM and is typically less than 100 nm.

A MTJ element may be based on a tunneling magneto-resistance (TMR) effect wherein a stack of layers has a configuration in which two ferromagnetic layers are separated by a thin non-magnetic dielectric layer. In a MRAM device, the MTJ element is formed between a bottom electrode such as a first conductive line and a top electrode which is a second conductive line. A MTJ stack of layers that is subsequently patterned to form a MTJ element may be formed in a so-called bottom spin valve configuration by sequentially depositing a seed layer, an anti-ferromagnetic (AFM) pinning layer, a ferromagnetic “pinned” layer, a thin tunnel barrier layer, a ferromagnetic “free” layer, and a capping layer. The AFM layer holds the magnetic moment of the pinned layer in a fixed direction. In a MRAM MTJ, the free layer is preferably made of NiFe because of its reproducible and reliable switching characteristics as demonstrated by a low switching field (Hc) and switching field uniformity (σHc). Alternatively, a MTJ stack of layers may have a top spin valve configuration in which a free layer is formed on a seed layer followed by sequentially forming a tunnel barrier layer, a pinned layer, AFM layer, and a capping layer.

The pinned layer has a magnetic moment that is fixed in the “x” direction, for example, by exchange coupling with the adjacent AFM layer that is also magnetized in the “x” direction. The free layer has a magnetic moment that is either parallel or anti-parallel to the magnetic moment in the pinned layer. The tunnel barrier layer is thin enough that a current through it can be established by quantum mechanical tunneling of conduction electrons. The magnetic moment of the free layer may change in response to external magnetic fields and it is the relative orientation of the magnetic moments between the free and pinned layers that determines the tunneling current and therefore the resistance of the tunneling junction. In a read operation, when a sense current is passed from the top electrode to the bottom electrode in a direction perpendicular to the MTJ layers otherwise known as a current perpendicular to plane (CPP) configuration, a lower resistance is detected when the magnetization directions of the free and pinned layers are in a parallel state (“1” memory state) and a higher resistance is noted when they are in an anti-parallel state or “0” memory state.

During a write operation, information is written to the MRAM cell by changing the magnetic state in the free layer from a “1” to a “0” or from a “0” to a “1”. In conventional MRAM, this process is accomplished by generating external magnetic fields as a result of applying bit line and word line currents in two crossing conductive lines, either above or below the MTJ element. Alternatively, in STT-MRAM, spin torque magnetization switching is used. Spin transfer (spin torque) magnetization switching has been described by J. Sloneczewski in “Current-driven excitation of magnetic multilayers”, J. Magn. Materials V 159, L1-L7 (1996), and by L. Berger in “Emission of spin waves by a magnetic multiplayer traversed by a current” in Phys. Rev. Lett. B, Vol. 52, p. 9353. The spin-transfer effect arises from the spin dependent electron transport properties of ferromagnetic-spacer-ferromagnetic multilayers. When a spin-polarized current transverses a magnetic multilayer in a CPP configuration, the spin angular moment of electrons incident on a ferromagnetic layer interacts with magnetic moments of the ferromagnetic layer near the interface between the ferromagnetic and non-magnetic spacer. Through this interaction, the electrons transfer a portion of their angular momentum to the ferromagnetic layer. As a result, spin-polarized current can switch the magnetization direction of the ferromagnetic layer if the current density is sufficiently high, and if the dimensions of the multilayer are small. The difference between a STT-MRAM (also known as Spin-RAM) and a conventional MRAM is only in the write operation mechanism. The read mechanism is the same.

A critical current for spin transfer switching (Ic), which is defined as [(Ic⁺+I Ic⁻I)/2], for a 180 nm node sub-micron MTJ having a top-down area of about 0.2×0.4 micron, is generally a few milliamperes. The critical current density (Jc), for example (Ic/A), is on the order of several 10⁷ A/cm². This high current density, which is required to induce the spin-transfer effect, could destroy a thin insulating barrier made of AlOx, MgO, or the like. In order for spin-transfer magnetization switching to be viable in the 90 nm technology node and beyond, the critical current density (Jc) must be lower than 10⁶ A/cm² to be driven by a CMOS transistor that can typically deliver 100 μA per 100 nm gate width.

To apply spin-transfer switching to MRAM technology, it is desirable to decrease Ic (and its Jc) by more than an order of magnitude so as to avoid an electrical breakdown of the MTJ device and to be compatible with the underlying CMOS transistor that is used to provide switching current and to select a memory cell.

The fabrication process of a STT-MRAM is very challenging because of the small MTJ size where both easy-axis and hard axis dimensions must be controlled for optimum performance. There are two major challenges in a vertical integration scheme for a STT-MRAM. The first challenge is the CD control of MTJ size and the MTJ etching process. The second challenge is fabrication of the interface between the CMOS metal layer to a MTJ without causing any defect related issues. The first challenge was addressed in related MagIC patent application Ser. No. 11/975,045 which described a two mask process for forming a MTJ. However, an improved integration scheme for an STT-MRAM that emphasizes a better CMOS metal interface with a MTJ cell is still needed for a production worthy manufacturing process.

A routine search of the prior art was conducted and the following references were found. In U.S. Patent Application Publication 2008/0089118, a method of forming a wiring to a MTJ element is shown. The MTJ is formed on a bottom electrode that is connected to a source region of a transistor through a contact. The free layer has a ring shape with an insulator layer formed in the center of the ring.

U.S. Patent Application Publication 2008/0080233 discloses a method of making connections to a MTJ element using a hard mask and copper vias. The MTJ contacts the top surface of a first wiring layer

SUMMARY OF THE INVENTION

One objective of the present invention is to provide an integration scheme for a STT-MRAM device that reduces defect issues associated with one of the intermediate steps of connecting a MTJ element to a CMOS metal pad.

A second objective of the present invention is to provide a process flow for fabricating a STT-MRAM that improves final product yield.

According to the present invention, these objectives are achieved by a fabrication sequence that sequentially forms a device array of via contacts (VAC) on the uppermost CMOS metal layer in a substrate, a metal pad (VAM) on each active VAC in the device array, and a MTJ with an overlying hard mask formed on each active VAM/VAC stack. Thus, the VAM serves as a metal separation layer and has a smooth, flat surface to enable smooth and flat layers in the MTJ for optimum performance. A dual damascene process is used to connect the BIT metal layer to CMOS connection pads. BIT lines are also formed on each MTJ/VAM/VAC stack thereby connecting a BIT line to a CMOS metal landing pad and enabling read and write processes in the STT-MRAM device.

In one aspect, the uppermost CMOS metal layer includes an array of CMOS metal landing pads in a device region and a plurality of CMOS metal connection pads outside the device array. A first dielectric layer is formed coplanar with the CMOS metal landing pads and connection pads and separates adjacent metal features. Thereafter, a first etch stop layer and a second (VAC) dielectric layer are sequentially deposited on the first dielectric layer and uppermost CMOS metal layer. A conventional single damascene process is employed to form a VAC in the VAC dielectric layer and first etch stop layer above each CMOS metal landing pad in the device array. Each VAC is electrically connected through a CMOS landing pad to a transistor in a sub-structure. An intermediate separation metal layer is deposited on the VAC dielectric layer and array of VACs, and is patterned to give a plurality of metal pads (VAM) in which each VAM pad contacts the top surface of an underlying VAC. From a top view, the area of a VAM pad is larger than that of a VAC to ensure that the metal pad completely covers an underlying VAC. A VAM dielectric layer is deposited to fill the openings between adjacent VAM pads and is then planarized to become coplanar with the VAM pads. Next a MTJ is formed on each VAM pad by depositing a stack of MTJ layers on the VAM dielectric layer and on the VAM pads and patterning the MTJ stack.

In one embodiment, the MTJ stack has a bottom spin valve configuration in which a seed layer, AFM layer, synthetic anti-ferromagnetic (SyAF) pinned layer, tunnel barrier layer, free layer, and a composite capping layer made of a hard mask spacer layer and an uppermost hard mask layer are sequentially formed on the substrate. All of the layers in the MTJ stack may be formed by sputtering or ion beam deposition (IBD). Thereafter, the MTJ stack of layers may be annealed in an easy-axis direction, hard-axis direction, or along both easy-axis and hard-axis directions. The fabrication sequence comprises at least one photolithography step and at least one etch step to form a patterned MTJ element above each VAM pad. A MTJ ILD layer is deposited on the MTJ array and is planarized to become coplanar with the plurality of MTJs. In the following steps, a second etch stop layer and a BIT dielectric layer (BIT ILD) are sequentially deposited on the MTJ ILD and array of MTJs. A via pattern is formed in the BIT ILD, second etch stop layer, MTJ ILD, and VAC dielectric layer to expose portions of the first etch stop layer above a CMOS connection pad. A trench is then formed in the BIT ILD layer above the via pattern and a trench is formed above each MTJ in the device array as part of a dual damascene sequence. The etch process that defines the trenches also etches through the first etch stop layer in the via pattern to expose portions of the CMOS connection pad. Then a diffusion barrier layer and BIT metal layer are deposited in the vias and trenches to form BIT connection vias and BIT line connection pads above each CMOS connection pad, and a BIT line above each MTJ to form an electrical connection with an underlying CMOS landing pad through the MTJ/VAM/VAC stack

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a cross-sectional view showing an intermediate step during the formation of a STT-MRAM according to the present invention in which a first etch stop layer and a VAC dielectric layer are coated on a CMOS metal layer.

FIG. 2 is cross-sectional view of the partially formed STT-MRAM in FIG. 1 after an intermediate via contact (VAC) is formed in the VAC dielectric layer and contacts each CMOS landing pad in the device array.

FIG. 3 is a cross-sectional view of the partially formed STT-MRAM in FIG. 2 after a metal separation layer is formed on the VAC dielectric layer and contacts the top surfaces of the VACs in the device array.

FIG. 4 is a cross-sectional view of the STT-M RAM structure in FIG. 3 following a process that etches the metal separation layer to form VAC cover metal pads (VAM) which contact the top surface of each active VAC.

FIG. 5 is a cross-sectional view of the STT-MRAM structure in FIG. 4 after a MTJ is formed above each VAM/VAC stack and within a MTJ ILD layer.

FIG. 6 is a cross-sectional view after a second etch stop layer and a BIT ILD layer are successively formed above the MTJs and MTJ ILD layer in FIG. 5.

FIG. 7 is a cross-sectional view after a BIT connection via pattern is formed in the BIT ILD, second etch stop layer, MTJ ILD, and VAC dielectric layer above a CMOS connection pad according to one embodiment of the present invention.

FIG. 8 is a cross-sectional view of the STT-MRAM structure in FIG. 7 following formation of a trench above the BIT connection via pattern and a trench above each active MTJ in the device area.

FIG. 9 is a cross-sectional view showing that the via pattern and trenches in FIG. 8 are filled with metal as a result of a dual damascene process to form BIT lines above each MTJ/VAM/VAC stack and a BIT line connection pad and BIT connection vias above each connection pad in the CMOS metal layer.

DETAILED DESCRIPTION OF THE INVENTION

The present invention is an integration scheme for fabricating a STT-MRAM device that can significantly improve final production yield. The integration scheme includes a process flow that can be readily implemented in a manufacturing environment. Although the exemplary embodiment describes a bottom spin valve MTJ element, the present invention also encompasses other STT-MRAM designs including dual spin valve (DSF) configurations and top spin valve elements. The drawings are not necessarily drawn to scale and the relative sizes of various elements may differ from those in an actual device.

A method of forming a STT-MRAM structure according to one embodiment of the present invention will now be described. Referring to FIG. 1, a partially completed STT-MRAM structure 1 is shown that includes a substrate comprised of a first dielectric layer 8 and an uppermost CMOS metal layer that includes a plurality of CMOS metal landing pads 11 in a device region 3 and a plurality of CMOS connection pads 12 in a region 2 outside the device region. Only one CMOS connection pad 12 is depicted in order to simplify the drawing. There is a CMOS metal landing pad 11 for each individual active MTJ element to be formed in the device area during subsequent process steps. In an alternative embodiment, CMOS connection pads 12 may be in the form of metal line shapes (not shown). First dielectric layer 8 may be comprised of aluminum oxide, silicon oxide, or other insulation materials. The plane 4-4 is used only for illustration purposes to denote the boundary between regions 2 and 3. It should be understood that in an actual device there are a plurality of regions 2, 3 having various shapes from a top-down view (not shown) which cannot be separated by a single plane. In FIG. 1, the drawing is simplified to focus on the critical elements of the present invention. There is preferably a diffusion barrier layer 10 along the bottom and side surfaces of CMOS metal landing pads 11 and CMOS connection pad 12 to prevent metal diffusion into the adjoining first dielectric layer 8. Typically, the CMOS metal landing pads 12 are made of Cu and are electrically connected to a transistor in a sub-structure (not shown).

A first etch stop layer 13 and a second dielectric layer 14 are sequentially formed by conventional methods on the CMOS metal layer and first dielectric layer 8. A plane 5-5 is shown that separates the CMOS section of the device from the magnetic section of the device 1. First etch stop layer 13 has a thickness between 300 Angstroms to 1500 Angstroms and may be made of silicon nitride or SiCN depending on the size of the photoresist features printed in a subsequent lithography process to form openings in the second dielectric layer 14. For example, SiCN is normally preferred for a 90 nm technology. Second dielectric layer 14 is generally made of silicon oxide but may be comprised of other insulation materials known by those skilled in the art.

Referring to FIG. 2, an intermediate via contact (VAC) 21 is formed above each CMOS landing pad by a single damascene method. For example, a photoresist layer is coated on the second dielectric layer 14 and is patterned to form an array of openings (not shown) such that there is an opening above each CMOS landing pad 11. A reactive ion etch (RIE) step may be performed to transfer the openings through underlying portions of the second dielectric layer 14 and first etch stop layer 13. Then a diffusion barrier layer 20 may be deposited to conformally line the openings before a VAC metal layer is deposited on the diffusion barrier layer. In one embodiment, the VAC metal layer is comprised of Cu that is deposited by an electroplating method. A planarization process which is preferably a chemical mechanical polish (CMP) method is employed to make the VACs 21 coplanar with second dielectric layer 14. Note that a plurality of dummy VACs (not shown) may be formed during the same process sequence that produces active VACs 21 in order to assist the CMP procedure in forming uniformly thick VACs across the substrate. The dummy VACs are formed coplanar with VACs 21 but are not aligned above CMOS metal landing pads 11.

Since the only function of active VACs 21 is for electrically connecting MTJs formed in a subsequent step to the CMOS metal landing pads 11, the VACs should be as thin as possible, preferably 500 Angstroms to 3000 Angstroms thick, to minimize the amount of additional resistance added to the circuit and to minimize the etch burden that can arise if the aspect ratio (height/width ratio of VAC opening) is too large to permit an adequate lithography process window during the photoresist patterning step. The advantage of inserting the VACs 21 is to separate identical via patterns from other patterns. In other words, one needs to deal with only one type of via pattern during the critical MTJ layer patterning where a MTJ is aligned above each active VAC 21 as described in a later section.

In FIG. 3, a metal separation layer (VAM) 31 is deposited on the second dielectric layer 14 and plurality of VACs 21 by a physical vapor deposition (PVD) or the like. The VAM layer preferably has the following properties: (1) good barrier to prevent Cu diffusion from a VAC 21 into an overlying MTJ; (2) highly uniform (smooth) to enable smooth and flat MTJ layers to be formed thereon; and (3) excellent CMP selectivity between the VAM layer and adjoining VAM dielectric layer 14 a (FIG. 4) so that a uniformly thick and flat surface can be obtained on the patterned VAM pads 31 p. VAM layer 31 may be a single layer or a composite comprised of one or more of Ta, TaN, or other conductive materials with a thickness in the range of 100 Angstroms to 500 Angstroms.

Referring to FIG. 4, the partially formed STT-MRAM 1 is depicted after the VAM layer is patterned to form a plurality of VAM pads 31 p in the device region 3. From a top view (not shown), the VAM pads 31 p may be circular, oval, rectangular, or other shapes and preferably have an area size greater than that of the underlying VAC 21 to ensure that the VAC is completely covered by the VAM pad. Thus, from a side view perspective in FIG. 4, the width w of a VAM pad 31 p is sufficiently large to cover the underlying VAC 21. The present invention anticipates that a plurality of dummy VAM pads may be formed in the VAM layer during the same process steps that form VAM pads 31 p. Dummy VAM pads are used to assist in achieving more uniform VAM pads 31 p during a CMP process which planarizes the VAM layer with an adjoining VAM dielectric layer 14 a. However, the dummy VAM pads are not electrically connected to a CMOS landing pad 11 and are not shown to simplify the drawing.

VAM layer 31 patterning is achieved by coating and patterning a photoresist layer on the VAM layer to form an array of openings (not shown) such that the openings uncover regions of the VAM layer that will be removed in the following RIE step. The RIE process removes unprotected regions of VAM layer 31 and stops on second dielectric layer 14. Next, a VAM dielectric layer 14 a is deposited on second dielectric layer 14 and VAM pads 31 followed by a CMP process to coplanarize the VAM dielectric layer 14 a and VAM pads 31 p. In one aspect, the VAM dielectric layer 14 a may be made of the same material as in second dielectric layer 14. Optionally, the insulation material in second dielectric layer 14 may be different than that in VAM dielectric layer 14 a. As indicated previously, a plurality of dummy VAM pads may be formed during the VAM layer patterning sequence in order to ensure excellent VAM pad 31 p thickness uniformity across the substrate and to improve flatness on each active VAM pad 31 p following the VAM CMP process. Dummy VAM pads are made from VAM layer 31 and are formed coplanar with VAM pads 31 p.

Referring to FIG. 5, an MTJ stack of layers is now formed on the VAM dielectric layer 14 a and on VAM pads 31 p. Individual layers within the MTJ stack are not shown since the present invention encompasses a variety of configurations including bottom spin valve, top spin valve, and dual spin valve structures. Preferably, the MTJ stack has an uppermost capping layer comprised of a hard mask. In one embodiment, the MTJ stack has a bottom spin valve configuration in which a seed layer, AFM layer, synthetic. anti-ferromagnetic (SyAF) pinned layer, tunnel barrier layer, free layer, and a composite capping layer made of a hard mask spacer layer and an uppermost hard mask layer are sequentially formed on the VAM dielectric layer 14 a and VAM pads 31 p. The hard mask spacer layer may be NiCr or MnPt and the hard mask layer may be Ta, for example.

The MTJ stack may be formed in the same process tool as the VAM 31 layer. For instance, the VAM layer 31 and MTJ stack may be formed in an Anelva C-7100 thin film sputtering system or the like which typically includes three physical vapor deposition (PVD) chambers each having five targets, an oxidation chamber, and a sputter etching chamber. At least one of the PVD chambers is capable of co-sputtering. Usually, the sputter deposition process involves an argon sputter gas and the targets are made of metal or alloys to be deposited on a substrate. The MTJ stack of layers may be formed after a single pump down of the sputter system to enhance throughput.

The present invention also encompasses an annealing step after all of the MTJ layers have been deposited. For example, in the exemplary embodiment, the MTJ stack of layers may be annealed in a vacuum by applying a magnetic field of 10K Oe in magnitude along the easy axis for 1 to 5 hours at a temperature of about 250° C. to 300° C. An anneal process may also be performed along a hard-axis direction.

The MTJ stack is patterned by a process that includes at least one photolithography step and one etching step to form a plurality of MTJ elements 51. In one embodiment, a photoresist layer is coated on the uppermost layer in the MTJ stack and is patterned to form an array of islands having the intended shape of the MTJ elements to be formed in the following etch process. Thereafter, during a first etch step, the photoresist layer serves as an etch mask as the pattern is transferred through the hard mask and stops on the hard mask spacer layer. During a second etch step, the hard mask serves as the etch mask as the pattern in the hard mask layer is transferred through the hard mask spacer and underlying layers in the MTJ stack. It is important to select hard mask spacer and hard mask materials such as those mentioned previously that provide excellent etch selectivity between the hard mask layers and underlying MTJ layers and provide excellent CMP selectivity between the hard mask and the MTJ ILD layer that is deposited once the MTJ patterning is complete. The present invention also anticipates that two lithography steps may be used to independently define the x-axis and y-axis dimension of the MTJ shape as described in related MagIC application Ser. No. 11/975,045. In an alternative embodiment when two lithography processes are employed to define the MTJ element, a top portion of the MTJ may have a narrower width and smaller area size from a top view than a bottom portion of the MTJ.

A MTJ 51 is formed on each VAM pad 31 and is electrically connected to a CMOS landing pad 11 through a VAM pad 31 p and a VAC 21. Although the exemplary embodiment depicts the MTJ 51 as having a width v less than the width w of the VAM pad 31 p, the present invention also encompasses an embodiment where v≧w. Moreover, there may be a plurality of dummy MTJ elements formed during the MTJ patterning sequence in order to improve the MTJ thickness uniformity during a later CMP step that involves planarizing the uppermost layer in the MTJ 51. The dummy MTJ elements are formed coplanar with MTJs 51 but are not electrically connected to a CMOS landing pad 11. The shape of MTJ 51 from a top view perspective may be circular, oval, or other shapes used by those skilled in the art.

In the following step, a MTJ ILD layer 40 comprised of a dielectric material such as aluminum oxide, silicon oxide, or a low k material known in the art is deposited on the MTJ 51 array and on the VAM dielectric layer 14 a by a PVD method or the like. A CMP process is performed to make the MTJ ILD layer 40 coplanar with MTJs 51. As a result of the fabrication sequence described herein, the plurality of MTJ elements 51 formed on the VAM pads 31 will have a more uniform shape and smoother surface, and improved performance than achieved by a conventional MTJ fabrication method used in constructing a standard MRAM device. The method of the present invention is especially advantageous when at least one of the hard-axis dimension and easy-axis dimension of the MTJs 51 is about 100 nm or less.

Referring to FIG. 6, a second etch layer 61 and a BIT ILD layer 62 are sequentially laid down on the MTJ ILD layer 40 and on MTJs 51. The second etch stop layer 61 is preferably silicon nitride having a thickness from 300 Angstroms to 1000 Angstroms while the BIT ILD layer 62 is typically 1000 to 5000 Angstroms thick and is comprised of silicon oxide although other dielectric materials are also acceptable.

In FIG. 7, the partially formed STT-MRAM 1 is shown after a via pattern comprised of via openings is formed that uncovers portions of the first etch stop layer 13 above CMOS connection pad 12. A conventional process is used that includes patterning a photoresist layer (not shown) on the BIT ILD layer 62 and an etch transfer through the BIT ILD layer, second etch stop layer 61, MTJ ILD layer 40, VAM dielectric layer 14 a, and second dielectric layer 14. In the exemplary embodiment, two via openings 71 are formed above each CMOS connection pad 12. However, there may be other embodiments where one or more than two via openings are fabricated above each CMOS connection pad 12.

Referring to FIG. 8, a second patterning and etch sequence is used to delineate a first array of trenches including trench 82 in the BIT ILD layer 62 that extends through second etch stop layer 61. The etch process that opens trench 82 also removes exposed portions of the first etch stop layer 13 and uncovers portions of CMOS connection pad 12. In one embodiment, a trench 82 is formed above via openings 71 and a second array of trenches comprising a plurality of trenches 81 is formed in the device array such that one trench 81 is formed above each active MTJ 51 and exposes the entire top surface of the underlying MTJ.

FIG. 9 shows a cross-sectional view of the completed STT-MRAM device 1 after a series of process steps including deposition of a diffusion barrier layer 90 to line the trenches 81, 82 and via openings 71, metal deposition to fill the trenches and via openings and form via contacts 93 between BIT line 92 and CMOS connection pads 12 as well as a BIT line 91 above each MTJ 51, and a CMP process to coplanarize the BIT lines 91, 92 with the BIT ILD layer 62.

The integration scheme described herein and the process flow employed to form the STT-MRAM structure as depicted in the embodiments of the present invention can significantly improve overall production yield and simplify integration capability of the magnetic device with a sub-structure including the upper most CMOS metal layer. The improved CMOS metal interface with MTJs through the VAC and VAM connection elements will lead to a shorter circuit with lower resistance and lower power consumption. Moreover, the higher degree of smoothness on the top surfaces of the VAM pads affords higher performing MTJ cells and fewer MTJ defects during MTJ patterning and planarization processes. For example, the TMR ratio (dR/R) is expected to be in a significantly narrower range for the plurality of MTJs 51 because of smoother and more uniform thicknesses across the substrate. As a result, device performance will increase and a lower rejection rate will decrease overall production cost compared to STT-MRAM design that do not incorporate the design improvements described herein.

While this invention has been particularly shown and described with reference to, the preferred embodiment thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the spirit and scope of this invention. 

1. A STT-MRAM structure formed on a substrate having a CMOS metal layer including a plurality of CMOS landing pads in a device region and a plurality of CMOS connection pads outside the device region that are separated by and coplanar with a first dielectric layer, comprising: (a) a stack of dielectric layers that are formed sequentially from bottom to top on the substrate, comprising; a first etch stop layer, a second dielectric layer, a metal separation (VAM) dielectric layer, a MTJ ILD layer, a second etch stop layer, and a BIT ILD layer; (b) a plurality of intermediate via contacts (VAC) each having a first width that are formed within the first etch stop layer and second dielectric layer in the device region wherein each of said VAC is in electrical contact with an underlying CMOS landing pad, and has a top surface coplanar with said second dielectric layer; (c) a plurality of VAM pads each having a second width greater than said first width, a bottom surface contacting and completely covering a top surface of a VAC, and a top surface that is coplanar with said VAM dielectric layer; (d) a plurality of MTJ elements each having a bottom surface contacting the top surface of a VAM pad, a top surface coplanar with said MTJ ILD layer, and an easy axis dimension and a hard axis dimension; and (e) a BIT line metal layer, comprising; (1) a plurality of BIT connection vias formed coplanar with said MTJ ILD layer and within the first etch stop layer, second dielectric layer, VAM dielectric layer, and MTJ ILD layer wherein at least one BIT connection via contacts each CMOS connection pad; (2) a plurality of BIT line connection pads formed coplanar with said BIT ILD layer and within said second etch stop layer and BIT ILD layer wherein each of said BIT line connection pads contacts a top surface of at least one BIT connection via to provide an electrical connection to an underlying CMOS connection pad; and (3) a plurality of BIT lines formed coplanar with said BIT ILD layer in the device region wherein each of said BIT lines is aligned above a MTJ and is in electrical contact with said top hard mask surface to provide an electrical connection between a BIT line and an underlying CMOS landing pad through a stack of layers represented by a MTJ/VAM/VAC configuration.
 2. The STT-MRAM of claim 1 wherein each of the plurality of MTJ elements has a width that is less than the second width of a VAM pad.
 3. The STT-MRAM of claim 1 wherein the easy axis dimension and hard axis dimension in each of the plurality of MTJ elements is about 100 nm or less. 